

N-Channel 40V MOSFET

E040N3P0HL1

V_{DS} (V)	$R_{DS(on),max}$ (m Ω)	I_D (A)
40V	3.0 @ $V_{GS} = 10V$	110



Features

- Low $R_{DS(on)}$ trench technology
- Low thermal impedance
- Fast switching speed
- 100% avalanche tested

Applications

- DC/DC conversion
- Power switch
- PD charger
- Moto driver

PDFN5X6



Package And Ordering Information

Ordering code	Package	Marking
E040N3P0HL1	PDFN5x6	E040N3P0HL1

Ordering Information

Package	Units/ Reel	Reels/ Inner Box	Units/ Inner Box
PDFN5x6	5000	1	5000

Key Performance Parameters

Parameter	Value	Unit
V _{DS} , min @ T _j (max)	40	V
I _D , pulse	430	A
R _{DS(ON)} , max @ V _{GS} =10V	3	mΩ
Q _g	47	nC

Absolute Maximum Ratings at T_j=25°C Unless Otherwise Noted

Parameter		Symbol	Limit	Unit
Drain-source voltage		V _{DS}	40	V
Gate-source voltage		V _{GS}	±20	
Continuous drain current	T _C =25°C	I _D	110	A
	T _C =100°C		-	
Pulsed drain current		I _{D,pulse}	430	A
Avalanche energy, single pulse		E _{AS}	45	mJ
Power dissipation	T _C =25°C	P _D	45	W
	T _A =25°C		-	
Operating junction and storage temperature range		T _J , T _{stg}	-55 to 150	°C

Thermal Characteristics

Parameter		Symbol	Max.	Unit
Thermal resistance, junction-to-case	Steady state	R _{θJC}	3.4	°C/W
Thermal resistance, junction-to-ambient	Steady state	R _{θJA}	62	

Electrical Characteristics at T_j=25°C unless otherwise specified

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions
Static						
Drain to source breakdown voltage	V _{(BR)DSS}	40			V	V _{GS} = 0, I _D = 250 μA
Gate-source threshold voltage	V _{GS(th)}	1.2		2.3	V	V _{DS} = V _{GS} , I _D = 250 μA
Gate-body leakage	I _{GSS}			±100	nA	V _{DS} = 0 V, V _{GS} = ±20 V
Zero gate voltage drain current	I _{DSS}			1	μA	V _{DS} = 40 V, V _{GS} = 0 V
Drain-source on-resistance	R _{DS(on)}		2.2	3	mΩ	V _{GS} = 10 V, I _D = 40 A
Drain-source on-resistance	R _{DS(on)}		3.3	4.5	mΩ	V _{GS} = 4.5 V, I _D = 30 A

Forward transconductance	gfs		-		S	VDS = 5 V, ID = 30 A
Gate resistance	Rg		1.9		Ω	f=1MHz
Gate Charge						
Total gate charge	Qg		47		nC	VDS = 20 V, ID = 40 A, VGS = 10 V
Gate-source charge	Qgs		7.8			
Gate-drain charge	Qgd		10.6			
Dynamic						
Turn-on delay time	td(on)		8.5		ns	VDS =20 V, ID =40 A, VGS = 10 V, RGEN = 3 Ω
Rise time	tr		78			
Turn-off delay time	td(off)		37			
Fall time	tf		28			
Input capacitance	Ciss		2440		pF	VDS =20 V, VGS = 0 V, f = 1MHz
Output capacitance	Coss		820			
Reverse transfer capacitance	Crss		85			
Body Diode						
Diode forward voltage	VSD			1.3	V	VGS = 0 V, IF = 40 A
Reverse recovery time	trr		32		ns	VR= 20 V, IS =40 A, di/dt = 100 A/μs
Reverse recovery charge	Qrr		16		nC	

Electrical Characteristics Diagrams




Fig1. Typical Output Characteristics










Fig2. $V_{GS(TH)}$ Gate -Source Voltage Vs. T_J


Fig3. Typical Transfer Characteristics

Fig4. Normalized On-Resistance Vs. Tj

Fig5. Typical Source-Drain Diode Forward Voltage

Fig6. Maximum Safe Operating Area

Fig7. Typical Capacitance Vs. Drain-Source Voltage

Fig8. Typical Gate Charge Vs. Gate-Source Voltage

Test circuits and waveforms




Figure 1. Gate charge test circuit & waveform




Figure 2. Switching time test circuit & waveforms




Figure 3. Unclamped inductive switching (UIS) test circuit & waveforms






Figure 4. Diode reverse recovery test circuit & waveforms

Package Outline Dimensions


Symbols	Millimeters		
	MIN.	NOM.	MAX.
A	0.90	1.05	1.20
b	0.35	0.40	0.50
C	0.20	0.25	0.35
D	4.90	5.05	5.20
D1	3.72	3.82	3.92
E	0.60	6.15	6.30
E1	5.60	5.75	5.90
E2	3.47	3.57	3.67
e	1.27 BSC.		
H	0.48	0.58	0.68
K	1.17	1.27	1.37
L	0.64	0.74	0.84
L1/L2	0.20 REF.		
θ	8°	10°	12°
M	0.08 REF.		
N	0	-	0.15
O	0.25 REF.		
P	1.28 REF.		

Legal Disclaimer

The information given in this document shall be for illustrative purposes only and shall in no event be regarded as a guarantee of conditions or characteristics. Existar Technologies reserves the right to change any information herein. With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Existar Technologies or its affiliates hereby make no representation or warranty of any kind, expressed or implied, as to any information provided hereunder, including without limitation as to the accuracy, completeness or non-infringement of intellectual property rights of any third party, and they assume no liability for the consequences of use of such information. In addition, any information given in this document is subject to customer's compliance with its obligations stated herein and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Existar Technologies in customer's applications. The information contained herein is exclusively intended for technically trained staff. No license is granted by implication under any patent right, copyright, mask work right, or other intellectual property right. It is customer's sole responsibility to evaluate the suitability of the product for the intended application and the completeness of the product information given herein with respect to such application. In no event shall Existar Technologies or its affiliates be liable to any party for any direct, indirect, special, punitive, incidental or consequential damages of any nature whatsoever, including but not limited to loss of profits and loss of goodwill, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory.